

Efficient Microarchitecture Design for the Internet of Things (IoT)-Edge Computing: A Review

Piya Danila¹, Sergio Felmino²

¹Gayatri Vidya Parishad College of Engineering, India

²Escola Politécnica da PUCRS, Brazil

Abstract: Power consumption and resource utilization are important factors to be considered at the edge level of the Internet of Things (IoT) architecture. However, the microarchitecture design for the IoT-edge computing should be optimized and the aim of current paper is to review the microarchitecture optimization and computing paradigms for the IoT domain. Additionally, a proposed reconfigurable microarchitecture design is introduced and one of the microprocessor computing paradigms is employed that is the reconfigurable pipeline stages based on input pulses frequency from an external sensor to ensure the efficiency of the utilized resources and hence the consumed power at the IoT-edge level. The current research focuses on illustrating the benefits of designing an appropriate microarchitecture for IoT computing utilization as a step toward developing the next-generation IoT-microprocessors architectures.

Keywords: Microprocessor, Internet of Things (IoT), Microarchitecture, Edge Computing, Reconfigurability.

1 Introduction

Nowadays, most of gadgets around us have sensors attached to them and integrated with the internet, for example, smart watches can track our movements, measure our health indexes and send them via an application. Another example that shows the benefits of the internet of things (IoT) is the remedies suggested by the modern automobiles according to the driving situations. In addition to that, most of the industrial processes are integrated with digital technologies and form the 4th industrial revolution (industry 4.0) which characteristic by the industrial internet of things (IIoT) [1]. Industrial IoT (IIoT) is a result of integrating the actuators in the industry with internet connectivity for the aim of observations or control. For the closed-loop control, the feedback sensor readings are the essential stage to complete the controller loop. The device microprocessor is the main element in any controller implementation platform. Development of the microprocessors enables them to act as a core of IoT platforms starting from the nodes, then the gateways, and finally the servers. New microprocessors design requirements arise with the state-of-the-art IoT, especially for edge nodes. However, the device microprocessor is the key element inside the digital boards that organize the data acquisition, the data processing and the internet connectivity for both IoT and IIoT architectures domains. So the microarchitecture design plays an important factor and hence the aim of current paper is to review this microarchitecture optimization and computing paradigms in the mentioned domains. Additionally, a reconfigurable microarchitecture design is proposed due to its importance in the frequency measurement of incoming pulses train from an external sensor which has wide range applications in the industry [2]. This paper is organized as follows: section two includes the literature review related to the microarchitecture optimization for the IoT, a proposed reconfigurable computing system based on the pipelines stages is explained in section three, and, finally, the paper is concluded in section four.

2 Optimization of the Microarchitecture for IoT

Devices microprocessors, microcontrollers, and Field Programmable Gate Arrays (FPGA) play the

*Corresponding author: keerthi_priya@gvpce.ac.in

core rule at the Internet of Things edge level and it should be right-provisioned. However, performing the computations at the edge stage reduces latency times, energy overhead problem, and communication bandwidth bottlenecks. Because the IoT is the new name of recent embedded systems, current fixed embedded systems architecture is no more efficient for IoT- Edge computing purposes due to power consumption and resource utilization constraints especially with the increased number of connected objects to the internet network. On another hand, many research articles in the IoT field recommended the utilization of the reconfigurable microarchitecture at the IoT edge level and recognize it as a research direction. In order to support the IoT growth, IoT microprocessors should have five key characteristics [3]. First key is efficiency; there are several resource constraints of IoT devices, so IoT microprocessors should be optimized for cost, energy, area and performance efficiency. Second key is configurability, several IoT applications require different runtime requirements, and this necessitates configurable/adaptable microarchitectures for next-generation IoT microprocessors in order to obtain optimal execution and thus optimal power consumption. Third key is security; it is a primary design goal because IoT microprocessors will be more susceptible to attacks. Fourth key is future-proof, future applications are to be executed with IoT microprocessor without being over-provisioned for current applications. Finally, fifth key is extensibility; extending the IoT microprocessors with additional functionalities will ensure its future proofing.




Figure 1: Microarchitecture optimization for the IoT.

In the following subsections, a few potential microprocessors optimizations and computing paradigms are served [3]. However, the reviewed microarchitecture optimization and computing paradigms for the IoT are illustrated in figure 1.

2.1 Adaptable/Configurable Architectures Paradigm

Adaptability/Configurability is obtained by the ability to change the microprocessor's configuration at runtime. This will insure the balance between power, area and performance in different IoT

*Corresponding author: keerthi_priya@gvpce.ac.in

applications. For this reason, the next-generation IoT-microprocessors should be designed with adaptable/configurable architectures. There are many components in the microprocessor that can be configured and they are: pipelines [12], reorder buffer [13], issue queue [14], and register file [15]. Configurable caches [16] have potential effect on the microprocessor's end-to-end area, energy and power.

2.2 *Distributed Heterogeneous Architectures Paradigm*

Heterogeneous architectures contain different cores with different performance and capabilities which can execute the same instruction set. The software of the concern application will determine the core that best ensures the optimization behavior based on evaluating the resources requirements [17]. DSPs, CPUs and GPUs are the heterogeneous architectures cores. The benefit here is that: existing cores can be reutilized in the designing of heterogeneous microprocessors; this enable prior design and verification works to be done. More efforts and time are required in order to obtain a reduced design space with the heterogeneous architectures. However, if the number of applications is increased, then heterogeneous architectures may provide less optimization potential than adaptable architectures. The number and choice of the cores is a major challenge and scheduling of applications to the best core is another major challenge in designing the heterogeneous architectures for the IoT [4] [18]. A priori knowledge and analysis of applications domains are required to obtain a suitable platform that ensure the execution requirements. The distributed heterogeneous architectures in the form of a network are an alternative to heterogeneous cores on one device. The challenges in utilizing distributed heterogeneous architectures are: transmission and execution times, energy constraints and the benefit of waiting for right-provisioned node if it is busy.

2.3 *Energy Harvesting and Nonvolatile Processors Paradigm*

Energy consumption is one of the most important challenges for IoT devices. Power sources (like batteries) are to be replaced by energy harvesting techniques. Radio frequency radiation, solar and thermal gradients are sources for energy harvesting [5] [19-22]. Due to the external effects (e.g. electromagnetic signals, distance from an energy source and physical obstacles) those energy sources are unreliability [23], thus if the system is equipped with energy harvesting, then the traditional processors (volatile processors) will be impractical as they will lose their operating state when the power supply is disrupted. The solution with this case is nonvolatile processors as they use nonvolatile memories to save the processor state when the energy source is disrupted [24]. With nonvolatile components, the processor will continue the execution from the nonvolatile memory once the power is restored. Another important point is that: as most embedded systems have valuable idle state, the nonvolatile processors will make the system shut down in idle state resulting in power harvesting [25] [26]. Several ReRAMs, PCRAMs, STTRAMs and FeRAMs have been developed for the use in power harvesting systems [6] [24] [27-29]. Both application and input power characteristics [30] affect the choice of nonvolatile architectures.

2.4 *Approximate Computing Paradigm*

Even approximate computing gives an inaccurate result, but this result maintains the required output quality [31], so a lot of traction is gained to use it as alternative to exact computing. With approximate computing, new optimization options are allowed for processors that perform execution for flexible applications. Power-efficient edge computing can be enabled using approximate computing in IoT devices, like wearable electronics [7] [32]. Identifying both device's application

and application's flexibility to computing error is the first step to include approximate computing in IoT devices. At the circuit level, many techniques for obtaining inexactness have been proposed [33] using different approximate components, for examples: approximate logic synthesis [34] [35], approximate adders [8] [37] and approximate multipliers [38] [39].

2.5 *In-Memory Processing Paradigm*

Without the need for processor-to-memory communication, in-memory processing allows the computations to be performed on the memory chip thus reducing the processor-memory performance gap. In-memory processing provides an attractive optimization for IoT devices with massive amounts of data generated and resources constraints of IoT devices. From edge computing point of view, in-memory processing offers real-time in-situ data processing on large data amounts. In order to achieve energy-efficient data processing and low hardware overhead, inherently robust brain-inspired models are explored [9]. The compute sensor is another architecture and similar to the computer memory and provides in-sensor processing which high potential for IoT devices [39]. With compute sensor, sensor-processor interface is eliminated and the sensed data is transmitted to the processor for visualization. Both latency and energy consumption are reduced when using the compute sensor [39]. Both memory and sensor computes offer new optimization aspects for IoT devices.

2.6 *Secure Microarchitecture Paradigm*

Some of the most important applications that will be executed on IoT microprocessors are security applications. IoT devices resources constraints make security a challenging as they will not have hardware support for enhance security features [40]. In addition to resources constraints, IoT devices may generate sensitive information [41]. Most of hardware security techniques that proposed for embedded systems [10] [42-44] can be used in IoT devices with runtime configurable security policies which adaptable to the requirements [11]. Multiple optimization goals can be achieved, and runtime time configurability is easily augmented with security at the level of microarchitecture. However, the security at the level of microarchitecture should not be at the expense of energy consumption or any other optimization goals.

3 **Proposed Microarchitecture with Reconfigurable Pipeline Stages**

The fixed microarchitecture based microprocessor as a core for any development is considered as a drawback for its utilization with the-state-of-the-art IoT technology. When the user is going to use the development at the IoT edge-level, the same amount of power consumption is required regardless the application frequency requirements and hence the need of the proposed microarchitecture is necessary for reduction of the consumed power from one side and ensuring accurate frequency measurement from another side. The proposed microarchitecture diagram is shown in figure 4 illustrating the passing of sensor pulses through different parts. The proposed computing system uses reconfigurable pipeline stages according to the frequency of incoming pulses from an external sensor.




Figure 2: Proposed Microarchitecture for the IoT-Edge Computing.

However, if the mentioned frequency is found to be larger than the processor frequency then the required loops (pipeline stages) are calculated and the concerning registers are initiated. A binary checker (through which the required clock signals are delivered [45]) is employed to ensure the pulses propagation from one stage to the other with the help of enabling signals eliminating the pulses overlaps. A direct memory access (DMA) counter can be used to determine the pulses frequency and its not ready sequence (NRS) due to the clear signal is avoided because of current mechanism delay time for collapse/re-build loops. In addition to that, the DMA method is found to be the best for frequency measurement, but it has the problems of NRS and data propagation delay which can be solved via pipeline system, but with fixed processor architecture the pipeline stages number is fixed which a drawback, and therefore this can be solved via dynamic (reconfigurable) microarchitecture. The proposed microarchitecture benefits in the IoT domain are reduction of the power consumption and resource utilization especially at the edge-level of the IoT architecture to which sensors producing pulses are connected. The edge computing can be performed with the help of this proposed reconfigurable microarchitecture so that the number of the initiated loops will dependent on the input pulses frequency and hence the consumed power and the utilized microarchitecture resources. However, when the proposed microarchitecture scheme is implemented at the IoT - edge level delay problems is avoided, and the necessary computations are done in Edge level letting both Gateway and Cloud levels for the task of data of interest transmission, receiving, visualize and analysis.

4 Conclusion

In this manuscript, the paradigms of the microarchitecture optimization are reviewed. Adaptable/configurable architectures, distributed heterogeneous architectures, energy harvesting and nonvolatile processors, approximate computing, in-memory processing and secure microarchitecture are the key paradigms which to be considered for the microarchitecture optimization in the IoT domain. In addition to that, we introduced a proposed reconfigurable computing system based on collapsing/re-building pipeline stages for the aim of insuring efficient power consumption and resource utilization while performing the computations at the IoT-edge level. Incoming pulses frequency determines the microarchitecture pipeline stages and hence its power consumption and resource utilization which considered as an acceptable solution at the IoT edge level. Employing the suggested microarchitecture design in an industrial application, testing its performance, and proofing the utilization of it in the IIoT domain are the goals of our future research activities.

Conflicts of Interest Statement

The authors certify that they have NO affiliations with or involvement in any organization or entity with any financial interest (such as honoraria; educational grants; participation in speakers' bureaus; membership, employment, consultancies, stock ownership, or other equity interest; and expert testimony or patent-licensing arrangements), or non-financial interest (such as personal or professional relationships, affiliations, knowledge or beliefs) in the subject matter or materials discussed in this manuscript.

References

- [1] W. Ghder Soliman, D. V. R. K. Reddy, Traditional versus fuzzy optimal coupling in multi-axis distributed motion control: a pre- iot- integration procedure, *Advanced Control for Applications* 2 (4) (2020) e57. arXiv:<https://onlinelibrary.wiley.com/doi/pdf/10.1002/adc2.57>, doi:<https://doi.org/10.1002/adc2.57>. URL <https://onlinelibrary.wiley.com/doi/abs/10.1002/adc2.57>
- [2] W. G. Soliman, B. K. Priya, D. A. Reddy, P. V. S. Anusha, D. V. R. K. Reddy, Reconfigurable microarchitecture-based pmc development for iot edge computing utilization, *IEEE Sensors Journal* 21 (2) (2021) 2334–2345. doi:10.1109/JSEN.2020.3020362.
- [3] Adebijaja, T., Rogacs, A., Patel, C. and Gordon-Ross, A. "Microprocessor optimizations for the internet of things: A survey". *IEEE Trans. on Computer-Aided Des. of Integ. Cir. & Sys.*, 37(1). 2017, pp.7-20.
- [4] Miorandi, D., Sicari, S., De Pellegrini, F. and Chlamtac, I. "Internet of things: Vision, applications and research challenges". *Ad hoc networks*, 10(7). 2012, pp. 1497–1516.
- [5] Gollakota, S., Reynolds, M.S., Smith, J.R. and Wetherall, D.J. "The emergence of RF-powered computing". *Computer*, 47(1). 2013, pp.32-39.
- [6] Choi, J.M., Jung, C.M. and Min, K.S. "PCRAM flip-flop circuits with sequential sleep-in control scheme and selective write latch". *Journal of Semiconductor Technology and Science*, 13(1). 2013, pp.58-64.
- [7] L. Kugler, "Is good enough computing good enough?" *Commun. ACM*, 58(5). 2015, pp. 12–14.
- [8] Lu, S.L. "Speeding up processing with approximation circuits". *Computer*, 37(3). 2004, pp.67-73.
- [9] Cruz-Albrecht, J.M., Yung, M.W. and Srinivasa, N. "Energy-efficient neuron, synapse and STDP integrated circuits". *IEEE trans. on biom. Cir. & sys.*, 6(3). 2012, pp.246-256.
- [10] Serpanos, D.N. and Voyiatzis, A.G. "Security challenges in embedded systems". *ACM Transactions on embedded computing systems (TECS)*, 12(1). 2013, pp.1-10.
- [11] Crenne, J., Vaslin, R., Gogniat, G., Diguët, J.P., Tessier, R. and Unnikrishnan, D. "Configurable memory security in embedded systems". *ACM Trans. on Emb. Comput. Sys. (TECS)*, 12(3). 2013, pp.1-23.
- [12] Efthymiou, A. and Garside, J.D. "Adaptive pipeline structures for speculation control". In *9th Int. Symp. on Asynchr. Circ. & Sys.* 2003. Proc. IEEE. May 2003, pp. 46-55.

- [13] Kora, Y., Yamaguchi, K. and Ando, H. "MLP-aware dynamic instruction window resizing for adaptively exploiting both ILP and MLP". In the 46th Proce. of Annu. IEEE/ACM Int. Symp. on Micro. December 2013, pp. 37-48.
 - [14] Folegnani, D. and González, A. "Energy-effective issue logic". In 28th Proce. Annu. Int. Symp. on Comp. Arch.. IEEE. June 2001, pp. 230–239.
 - [15] Abella, J. and González, A. "On reducing register pressure and energy in multiple-banked register files". In 21st Proce. Int. Conf. on Comp. Design. IEEE. October 2003, pp. 14-20.
 - [16] Zhang, C., Vahid, F. and Najjar, W." A highly configurable cache architecture for embedded systems". In 30th Annu. Int. Symp. on Comp. Arch. 2003. Proce. IEEE. June 2003, pp. 136–146.
 - [17] Kumar, R., Farkas, K., Jouppi, N.P., Ranganathan, P. and Tullsen, D.M. "Processor power reduction via single-ISA heterogeneous multi-core architectures". IEEE Computer Architecture Letters, 1(1). 2002, pp.5-8.
 - [18] Singh, A.K., Shafique, M., Kumar, A. and Henkel, J. "Mapping on multi/many-core systems: survey of current and emerging trends". In 50th ACM/EDAC/IEEE Des. Auto. Conf. (DAC). IEEE. May 2013, pp. 1- 10.
 - [19] Chandrakasan, A.P., Daly, D.C., Kwong, J. and Ramadass, Y.K. "Next generation micro-power systems". In IEEE Symp. on VLSI Cir. IEEE. June 2008, pp. 2-5.
 - [20] Gudan, K., Chemishkian, S., Hull, J.J., Reynolds, M.S. and Thomas, S. "Feasibility of wireless sensors using ambient 2.4 GHz RF energy". In SENSORS, 2012. IEEE. October 2012, pp. 1-4.
 - [21] Li, C., Zhang, W., Cho, C.B. and Li, T. "SolarCore: Solar energy driven multi-core architecture power management". In IEEE 17th Int. Symp. on High Perf. Comp. Arch. IEEE. February 2011, pp. 205-216.
 - [22] Raghunathan, V., Kansal, A., Hsu, J., Friedman, J. and Srivastava, M. "Design considerations for solar energy harvesting wireless embedded systems". In IPSN 2005. 4th Int. Symp. on Infor. Proc. in Sensor Networks, 2005.IEEE. April 2005, pp. 457-462.
 - [23] Visser, H.J., Reniers, A.C. and Theeuwes, J.A. "Ambient RF energy scavenging: GSM and WLAN power density measurements". In 2008 38th European Microwave Conference. IEEE. October 2008, pp. 721-724.
 - [24] Liu, Y., Li, Z., Li, H., Wang, Y., Li, X., Ma, K., Li, S., Chang, M.F., John, S., Xie, Y. and Shu, J. "Ambient energy harvesting nonvolatile processors: from circuit to system". In 52nd Proc. of the Ann. Des. Auto. Conf. June 2015, pp. 1-6.
 - [25] Liu, Y., Wang, Z., Lee, A., Su, F., Lo, C.P., Yuan, Z., Lin, C.C., Wei, Q., Wang, Y., King, Y.C. and Lin, C.J. "4.7 A 65nm ReRAM-enabled nonvolatile processor with 6x reduction in restore time and 4x higher clock frequency using adaptive data retention and self-write-termination nonvolatile logic". In IEEE Int. Solid-State Cir. Conf. (ISSCC). 2016, pp. 84-86.
 - [26] Yu, W.K., Rajwade, S., Wang, S.E., Lian, B., Suh, G.E. and Kan, E. "A non-volatile microcontroller with integrated floating-gate transistors". In 41st IEEE/IFIP Int. Conf. on Depen. Sys. & Net. Workshops (DSN-W). IEEE. June 2011, pp. 75-80.
 - [27] Onkaraiah, S., Reyboz, M., Clermidy, F., Portal, J.M., Bocquet, M., Muller, C., Anghel, C. and Amara, A. "Bipolar ReRAM based non-volatile flip-flops for low-power architectures". In 10th IEEE Int. NEWCAS Conf.. IEEE. June 2012, pp. 417-420.
 - [28] Swaminathan, K., Mukundrajana, R., Soundararajan, N. and Narayanan, V. "Towards resilient micro-architectures: Datapath reliability enhancement using STT-MRAM". In IEEE Com. Soci. Ann. Symp. on VLSI. IEEE. July 2011, pp. 236-241.
 - [29] Zwerg, M., Baumann, A., Kuhn, R., Arnold, M., Nerlich, R., Herzog, M., Ledwa, R., Sichert, C., Rzehak, V., Thanigai, P. and Eversmann, B.O. "An 82µA/MHz microcontroller with embedded FeRAM for energy-harvesting applications". In IEEE Int. Solid-State Cir. Con. IEEE. February 2011, pp. 334-336.
 - [30] Ma, K., Zheng, Y., Li, S., Swaminathan, K., Li, X., Liu, Y., Sampson, J., Xie, Y. and Narayanan, V. "Architecture exploration for ambient energy harvesting nonvolatile processors". In 21st IEEE Int. Symp. on High Perf. Comp. Arch. (HPCA). IEEE. February 2015, pp. 526-537.
 - [31] Chippa, V.K., Venkataramani, S., Chakradhar, S.T., Roy, K. and Raghunathan, A. "Approximate computing: An integrated hardware approach". In Asilomar conf. on sig. sys. & comp. IEEE. November 2013, pp. 111–117.
 - [32] Samie, F., Bauer, L. and Henkel, J. "An approximate compressor for wearable biomedical healthcare monitoring systems". In Int. Conf. on Hardware/Software Codesign & Sys. Synth. (CODES+ ISSS) IEEE. October 2015, pp. 133-142.
 - [33] Han, J. and Orshansky, M. "Approximate computing: An emerging paradigm for energy-efficient design". In 18th IEEE Euro. Tes. Symp. (ETS). IEEE. May 2013, pp. 1-6.
 - [34] Shin, D. and Gupta, S.K. "Approximate logic synthesis for error tolerant applications". In Des. Auto. & Tes. in Euro. Conf. & Exh. IEEE. March 2010, pp. 957-960.
 - [35] Shin, D. and Gupta, S.K. "A new circuit simplification method for error tolerant applications". In Des. Aut. &
-

- Tes. in Euro. IEEE. March 2011, pp. 1-6.
- [36] Du, K., Varman, P. and Mohanram, K., "High performance reliable variable latency carry select addition". In Des. Auto. & Tes. in Euro. Conf. & Exh. IEEE. March 2012, pp. 1257-1262.
- [37] Kulkarni, P., Gupta, P. and Ercegovic, M. "Trading accuracy for power with an under designed multiplier architecture". In 24th Int. Conf. on VLSI Des. IEEE. January 2011, pp. 346-351.
- [38] Kyaw, K.Y., Goh, W.L. and Yeo, K.S. "Low-power high-speed multiplier for error-tolerant application". In IEEE Int. Conf. of Elec. Dev. & Solid-State Cir. (EDSSC). IEEE. December 2010, pp. 1-4.
- [39] Zhang, S., Kang, M., Sakr, C. and Shanbhag, N. "Reducing the energy cost of inference via in-sensor information processing". arXiv preprint arXiv:1607.00667. 2016.
- [40] Koeberl, P., Schulz, S., Sadeghi, A.R. and Varadharajan, V. "TrustLite: A security architecture for tiny embedded devices". In 9th Proce. of the Euro. Conf. on Comp. Sys. April 2014, pp. 1-14.
- [41] Sadeghi, A.R., Wachsmann, C. and Waidner, M. "Security and privacy challenges in industrial internet of things". In 52nd ACM/EDAC/IEEE Des. Auto. Conf. (DAC). IEEE. June 2015, pp. 1-6.
- [42] Babar, S., Stango, A., Prasad, N., Sen, J. and Prasad, R. "Proposed embedded security framework for internet of things (IoT)". In 2nd Int. Conf. on Wireless Comm. Vehi. Tech. Info. Theory & Aerospace & Electronic Sys. Tech. (Wireless VITAE). IEEE. February 2011, pp. 1-5.
- [43] Kanuparthi, A., Karri, R. and Addepalli, S. "Hardware and embedded security in the context of internet of things". In Proce. of the ACM workshop on Secur. Priv. & depen. for cyber vehicles. November 2013, pp. 61-64.
- [44] Kermani, M.M., Zhang, M., Raghunathan, A. and Jha, N.K. "Emerging frontiers in embedded security". In 26th Int. conf. on VLSI des. & 12th Int. conf. on Emb. sys. IEEE. January 2013, pp. 203-208.
- [45] Soliman W.G., et al (2021) Proposed Pipeline Clocking Scheme for Microarchitecture Data Propagation Delay Minimization. In: Chowdary P., Chakravarthy V., Anguera J., Satapathy S., Bhateja V. (eds) Microelectronics, Electromagnetics and Telecommunications. Lecture Notes in Electrical Engineering, vol 655. Springer, Singapore.